• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 278 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

PROCESSOR-SDK-J7200: DRA821U LPDDR4 clock issue

Nikhil k
Intellectual 300 points
Part Number: PROCESSOR-SDK-J7200
Other Parts Discussed in Thread: DRA821U

Tool/software:

Hi  Team,

We are working on DRA821U CPU with Linux SDK_09.02, We are unable to boot with DDR 1600MHz clock frequency.

In the latest SDK10.00 release notes it is mentioned that workaround available for below mentioned errata

LCPD-22544

DDR: LPDDR4 should be configured to 2666 MT/S

j7200-evm

https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-j7200/10_00_07_03/exports/docs/devices/J7_Family/linux/Release_Specific_Release_Notes.html#errata-workarounds-available-in-this-release

Since we want continue with 09.02 sdk only, Can You share the which u-boot/kernel commit id represents workaround for this errata.

Regards,

Nikhil K

  • 0
    TI__Guru**** 166250 points

    Hi Nikhil, 

    I will get back on this next week. If you have both SDK then you can try checking the difference related to DDR dts files. 

    Best regards,

    Keerthy

  • 0
    TI__Guru**** 166250 points

    Hi Nikhil,

    Nikhil k said:

    Since we want continue with 09.02 sdk only, Can You share the which u-boot/kernel commit id represents workaround for this errata.

    I dug deeper. The issue "DDR: LPDDR4 should be configured to 2666 MT/S" is already there in 9.2 SDK.

    arch/arm/dts/k3-j7200-ddr-evm-lp4-2666.dtsi

    We already are booting with 2666 MTS for DDR on j7200.

    So no additional patch needed. Somehow the release note is updated for 10.0 but even 9.2 we are already at 2666 MTS.

    - Keerthy

  • 0 in reply to Keerthy J
    Intellectual 300 points

    Hi Keerthy,

    correct me if wrongly understood the errata,

    The errata says ddr should be configured to 2666 MT/s, that is 1333MHz ddr clock freqency and 3200MT/s will not work, i,e. Max DDR clock frequncy (1600MHz) supported by DRA821U CPU.

    As you said with 2666MT/s speed ddr is working properly for us, our concern is whether ddr speed with 3200 MT/s is supported/resolved in 10.00 SDK

    Thanks,

    Nikhil K

  • 0 in reply to Nikhil k
    TI__Guru**** 166250 points
    Nikhil k said:
    our concern is whether ddr speed with 3200 MT/s is supported/resolved in 10.00 SDK

    Nikhil, 

    I checked out the latest dts files and they are still at 2666 and not at 3200.

    Best regards,

    Keerthy