This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

[FAQ] SK-AM64B: Why the Ethernet phy use the same clock buffer?

Part Number: SK-AM64B

Tool/software:

Hi Team,

I found in the schematic of EVM, we only use one piece of LMK1C1103PWR to buffer clock signal to 2 pieces of Ethernet PHY. Does it necessary to use one clock buffer? Can the different Ethernet PHY use different clock signal?

BR,

Moon

  • Hello Moon, 

    Thank you for the query.

    In the SK, the 3 output from the buffer connect to the below 

    SoC_CLKIN 

    CPSW_RGMII1_ETH1_CLK 
    CPSW_RGMII2_ETH2_CLK 

    Help we understand how the SOC clock is connected.

    Regards,

    Sreenivasa

  • A single clock source topology was implemented on the EVM to support industrial applications that needed the Ethernet PHYs to operate at the exact same frequency as the AM64x device, without the small PPM error that would be introduced when using multiple clock sources. This may not be a concern for your application. If not, you can provide a separate clock source to the Ethernet PHY(s). However, you need to make sure each clock source is operating within the valid operating range of the respective devices. For example, the AM64x device requires a reference clock that has a maximum frequency error of 50PPM when using RMII or RGMII. The 50PPM error must include the initial accuracy of the clock source combined with any deviation due to temperature changes and aging.

    Regards,
    Paul

  • Thanks a lot for your reply.

  • Hello Moon Wang,

    Thank you for the note.

    Regards,

    Sreenivasa