Tool/software:
For DDR4 using,when use inline ECC,why cannot swap DATA in 0-7bit or 8-15bit
By the way,please help to check we can use inline ECC for DDR4. Thanks

This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Cyclic Redundancy Check, both sender/receiver perform a calculation on the data to generate the CRC, which is transmitted and checked at the receiver end to check data validity
Error Correcting Code: extra information stored with the data to detect and potentially correct data errors.
CRC can only detect errors, while ECC can correct single bit errors.
Regards,
James