• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 427 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Interfacing external two LPDDR chips to SDRC (OMAP3530, devkit8000 )

babu reddy
Intellectual 580 points
Other Parts Discussed in Thread: OMAP3530

hi,

am working on devkit 8000 (OMAP 3530 ), there are two chip selects, CS0 and CS1. the total physical address provided by OMAP3530 is 1GB, and the address range is given below (according to the OAMP3530 TRM)

      CS0 –      0x8000 0000(starting)  ---- 0x9FFF FFFF(ending)                                 total= 512MB   and
     
      CS1 –      0xA000 0000 (programmable starting) -----0xBFFF FFFF (ending)   total =512MB.

 

so from above information, i can connect 2 lpddr with 512 MB of each. 

is it possible to connect 1GB of lpddr to each chip select so i can interface 2GB of SDRAM ?. if so please help me how to do that, any configuration setting or changes in the board itself..

 

 

thanks and regards

Babu. N. Reddy

  • 0
    TI__Guru 64470 points

    babu reddy said:

    am working on devkit 8000 (OMAP 3530 ), there are two chip selects, CS0 and CS1. the total physical address provided by OMAP3530 is 1GB, and the address range is given below (according to the OAMP3530 TRM)

          CS0 –      0x8000 0000(starting)  ---- 0x9FFF FFFF(ending)                                 total= 512MB   and
         
          CS1 –      0xA000 0000 (programmable starting) -----0xBFFF FFFF (ending)   total =512MB.

     

    so from above information, i can connect 2 lpddr with 512 MB of each. 

    is it possible to connect 1GB of lpddr to each chip select so i can interface 2GB of SDRAM ?. if so please help me how to do that, any configuration setting or changes in the board itself..

     
    The OMAP3530 Technical Reference Manual in Chapter 11.2 discusses the capabilities of the SDRC controller which is used to interface to LPDDR.
    Each chip select can address up to 4Gbits, which is 512MB.  Therefore, the maximum amount of LPDDR, using both chip selects is 8Gbits or 1GByte.