Other Parts Discussed in Thread: TDA4VH
Tool/software:
hi,
TDA4VH
BSP 0902
RTOS mode
Does cpsw9g support clause C45 mode in native ethernet for RTOS?
or any patch and demo?
thanks
dongzhang
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
[MCU2_0] 72.869939 s: ZD EnetPhy_open start (hPhy) 0
[MCU2_0] 72.869979 s: ZD PHY phyAddr 0: status 0
[MCU2_0] 72.870008 s: ZD alive = EnetPhy_isAlive(hPhy) 1
[MCU2_0] 72.870037 s: ZD PHY phyAddr 0: status 0
[MCU2_0] 72.870464 s: ZD read phy id1 0x00000000 id2 0x00000000
[MCU2_0] 72.870508 s: EnetPhy_bindDriver: PHY 0: OUI:000000 Model:00 Ver:00 <-> 'generic' : OK
[MCU2_0] 72.870540 s:
[MCU2_0] 72.870562 s: ZD EnetPhy_open end (hPhy) 0
[MCU2_0] 72.870593 s: ZD EthFwBoard_setPortCfg config macPort 4
[MCU2_0] 72.870622 s: ZD Only set port 5 config
[MCU2_0] 72.870650 s: ZD EthFwBoard_setPortCfg config Done portCfg a35441b0
[MCU2_0] 72.870699 s: ZD--:EnetSoc_getMacPortMii: enetType 6 instId 0 macPort 4 modeSel 3
[MCU2_0] 72.870978 s: ZD EnetPhy_open start (hPhy) 0
[MCU2_0] 72.871011 s: ZD PHY phyAddr 1: status 0
[MCU2_0] 72.871037 s: ZD alive = EnetPhy_isAlive(hPhy) 1
[MCU2_0] 72.871064 s: ZD PHY phyAddr 1: status 0
[MCU2_0] 72.871508 s: ZD read phy id1 0x00000141 id2 0x00000dd4
[MCU2_0] 72.871541 s: ZD marvell_88EA1512B2 check mii mode 4
[MCU2_0] 72.871574 s: EnetPhy_bindDriver: PHY 1: OUI:005043 Model:1d Ver:04 <-> '88EA1512B2' : OK
[MCU2_0] 72.871603 s:
[MCU2_0] 72.871627 s: ZD EnetPhy_open end (hPhy) 1
[MCU2_0] 72.874479 s: ETHFW: 0 VLAN entries added in ALE table
[MCU2_0] 8014.847107 s: EnetPhy_enableState: PHY 0: no supported caps found
[MCU2_0] 8014.847148 s: : -13
..........
Hi,
Does cpsw9g support clause C45 mode in native ethernet for RTOS?
CPSW H/W supports C45 mode.
Enet PHY module in PDK not support C45 read/writes. Need to update to C45 access.
The PHYs on TI EVM are supported with C22 alone, we it was enabled from enet phy.
Who ever required to access C45, need to change enet PHY for C45 read/write. Also, PHY driver to be integrated into Enet.
Please refer to PHY Integration Guide from below.
https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-j784s4/10_00_00_05/exports/docs/pdk_j784s4_10_00_00_27/docs/apiguide/j784s4/html/enetphy_guide_top.html
Best Regards,
Sudheer