• State TI Thinks Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 102 subscribers
  • Views 112 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TMDS64EVM: How to determine DCC clock source frequency?

Jakub Grad
Intellectual 680 points
Part Number: TMDS64EVM
Other Parts Discussed in Thread: SYSCONFIG

Tool/software:

Hi

In our application running on R5 core of AM6642 we want to monitor some of system clocks using DCC peripheral. First of all I wanted to check what is exact frequency of particular DCC clock source - for this purpose I used k3conf tool. It is unclear to me what outputs k3conf comparing to what was written in user guide

1.  First I'm checking what are clock sources available for DCC0 instance

2. In user guide In table 12-4790 I see that clock source 0 for DCC0 is MAIN_PLL0_HSDIV1_CLKOUT so I want to verify if  clock source 0 frequency showed above match the frequency for MAIN_PLL0_HSDIV1_CLKOUT

3. From 1) I see that frequency for clock source 0 should be  200000000 Hz so I grep by phrase HSDIV1. Results show that frequency of HSDIV1 no match with DEV_DCC0_DCC_CLKSRC0_CLK



So is something misconfigured on my board or am I wrongly decoding information from k3conf tool and user guide?

BR

Jakub

  • 0
    TI__Guru 59905 points

    You should be able to determine the frequency of clock source by using the clock tree tool within the SYSCONFIG tool.

    Regards,
    Paul

  • 0 in reply to peaves
    Intellectual 680 points

    This answer is not satisfy to me. I would rather understand how names enlisted in table 12-4790 match to those in k3conf tool. I noticed that column DCCCLKSRC0/1 gives some hint. For dcc_clksrc0_clk number 1 is assigned. This clock source ins 80 MHz. I grep via HSDIV1 phrase (k3conf dump clock | grep HSDIV1) and found clock that match this clock source: DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK (80 MHz). Following this logic MAIN_PLL0_HSDIV2_CLKOUT should match to DCC0_CLKSRC2 from k3conf tool (13333333 Hz) but grep via HSDIV2 phrase does not show any result. So my question is how does mysterious names from last column of table 12-4790 (Clock Source) match names listed by k3conf?

    BR

    Jakub

  • 0 in reply to Jakub Grad
    TI__Guru 59905 points

    I'm not familiar with a tool called K3conf. I assume this is a software tool. I will need to assign this thread to someone on the software team.

    Regards,
    Paul

  • 0 in reply to Jakub Grad
    TI__Mastermind 31893 points

    Hello Jakub,

    Jakub Grad said:
    I would rather understand how names enlisted in table 12-4790 match to those in k3conf tool.

    Please refer clocks-for-dcc0-device to see the names of clock use for DDC module.

    Jakub Grad said:
    Following this logic MAIN_PLL0_HSDIV2_CLKOUT should match to DCC0_CLKSRC2 from k3conf tool (13333333 Hz) but grep via HSDIV2 phrase does not show any result.

    From the clock tree tool I can see that the DCC0_CLKSRC2_CLK is coming from PLL0_HSDIV3_CLKOUT which generates 133.3 MHz of clock instead of PLL0_HSDIV2_CLKOUT.

    Please refer to the Clock Tree Tool to see the clock sources for each module.

    Please refer below image.

    Hope the above clarifies.

    Regards,

    Tushar