Disable caching for a particular region in DDR

maril

Hi All ,

I am using C6678 EVM , sys/bios 6_31_04_27 and MCSDK 2_00_00_11 .I am trying to figure out a way to disable caching for a particular region in DDR.

I came across in the cache user manual that using MAR registers we can achieve the same.

I have a couple of queries on the same :

1) What is the range of MAR registers ?

2) If I want to disable cache for some address in DDR , starting from say 0x89000000 , for 16 MB (or less)…How do configure the MAR registers to achieve this ?

-Anil

over 13 years ago

0 Chad Courtney over 13 years ago

TI__Mastermind 30825 points

The Memory Attribute Registers (MARs) are defined in the C66x CorePac UG SPRUGW0 they're n 16MB segments. You'd want to set MAR 137 to non-cacheable

0184 8224h MAR137 Memory Attribute Register 137 8900 0000h - 89FF FFFFh

You'd want to set the PC and PFX for this MAR to 0 to achive this. You should be able to have BIOS configure this for you. You may want to ping the BIOS forum on how to do this.

Best Regards,
Chad

0 maril over 13 years ago in reply to Chad Courtney

Intellectual 560 points

Hi Chad,

Thanks for the info. We followed as suggested by you and were able to disable caching.

-Anil

Processors

Processors forum

Disable caching for a particular region in DDR