This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA829J: Missing RX interrupts from CPSW9G

Part Number: DRA829J

Tool/software:

Hi,

We use CPSW9G in native ethernet configuration. We have cyclic RX traffic every 1ms. From time to time we experience missing RX interrupts for 2.5ms. 

According to this thread PROCESSOR-SDK-J784S4: FreeRTOS enet examples enet_loopback_test 5ms Freeze every 2-5 million send frames - Processors forum - Processors - TI E2E support forums, a statistics counter overflow can cause this kind of delay. 

Is this also true in the native ethernet configuration? How can we test this (can we disable the counters?)?

Regards,

Matthias