• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 193 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TCP3e question

Nick Carter
Intellectual 830 points

Hi,

I read your post coincidently. And I had some question about TCP3e module in 6670.

By reading TCP3e User's Guide, I can see that if you input 1 bit, then you got 3 bits. There is a picture in the user's guide which describe the process of encoding. Here

is my question: after encoding, the info bits of the encoded bits are placed together and parity bits are placed together. Why? And EDMA put them in the correct order

which is one bit info bit and two parity  bits?

And what's the relationship between transfer block and code block?

Thank you

Nick

  • 0
    TI__Intellectual 1260 points

    Nick,

    I am afraid this is not the right channel. However, I will try to help you through your questions. You need to read the spec to get your basic questions answered.

    The output of encoding is kept as 3 streams - systamatic, parity1 & parity2 and at the end tail bits are sent. This is a useful grouping for processing in next processing block. EDMA takes these streams directly and copies over to the user memory. There is no ordering of bits per say. Ofcourse you could specify some data and/or endian specific ordering through configuration registers which is different and is provided as option to avoid unnecessary cost (MIPS) to user for data management in different systems.

    Transport block is used in reference to the spec., it is the block of data bits coming from higher layer (L2/MAC) to PHY. It gets split into one or more code blocks after applying a TB level CRC.