I am (once again) having trouble debugging my OMAP-L138 boot up problems. My AIS generated .bin file contains both ARM and DSP code. Both load and run in DDR. During debugging I use a Logic PD GEL file that sets the DDR PLL1 with the following values.
Set_DDRPLL_150MHz() {
device_PLL1(24,1,0,1,2);
GEL_TextOut("\tPLL1 init done for DDR:150MHz\n","Output",1,1,1);
These values allow me to successfully load and run both the ARM debugging code and the DSP debugging code into DDR memory. However, when I attempt to use the above values in AISGen I get an error when setting PLL1 DIV1 to zero (it is looking for a value between 1 and 32). Therefore I am unable to program the AIS generated file with the same PLL1 values as I use for debugging.
I am not sure the DDR PLL is the issue with booting, but I am trying to eliminate it as a potential problem. Any suggestions?