SK-AM62: MCU MCAN0 and MCAN1 Configuration in Interrupt mode

Anand Kulkarni

Prodigy 110 points

Part Number: SK-AM62

Tool/software:

Hi Team,

I am configuring MCU MCAN0 and MCU MCAN1 in Interrupt mode.

In code I have enabled All interrupt. using IE register and Selected Interrupt line 1.

PFB image highlighted MCU domain CAN address are available to configure this register.

I have configured Interrupt for buffer 0

After adding request for transmission, I am reading below register to check Interrupts.

TC .i.e. Transmission bit is set when any CAN frame transmission completes

and DRX .i.e. Message stored in dedicated RX buffer is set when I receive any CAN frame.

Please confirm wheather my configuration is correct to configure MCAN in Interrupt mode.

PFB link of previous discussion

e2e.ti.com/.../sk-am62-how-to-use-a53-core-to-access-mcu-mcan0-and-mcu-mcan1-can-peripheral

10 months ago

0 Aparna Patra 10 months ago

TI__Genius 12980 points

Hello,

The MCU MCAN interrupts are not routed to A53 GIC controller.Hence only polling mode is supported if you want to control MCU MCANs from A53 core.

Regards,
Aparna

0 Anand Kulkarni 10 months ago in reply to Aparna Patra

Prodigy 110 points

HI Aparna,

Please confirm on below points.

1-Please share programming guide/ steps to configure Interrupt aggregator registers in order to route MCU MCAN interrupt to A53 core.

2- If MCU MCAN is in polling mode then, please confirm which registers we need to check after certain interval in order to detect Tx and Rx Interrupt.

+1 Aparna Patra 10 months ago in reply to Anand Kulkarni

TI__Genius 12980 points

Hi Anand,

To check if Transmission has occured or not you can read the CFG_TXBTO Register (Offset = D8h) [reset = 0h ]

To check if the Reception has occured or not, you can read the fill level bit of CFG_RXF0S Register (Offset = A4h) [reset = 0h ] or equivalent, depending upon the type of FIFO or buffer used.

You can also check CFG_NDAT1 Register (Offset = 98h) [reset = 0h ] for new data received.

Regards,
Aparna

0 Anand Kulkarni 10 months ago in reply to Aparna Patra

Prodigy 110 points

Hi Aparna,

Waiting for your response on point no 1

0 Aparna Patra 10 months ago in reply to Anand Kulkarni

TI__Genius 12980 points

Hi Anand,

Routing MCU MCANs interrupt to A53 is not supported by hardware.

Hence interrupt aggregator registers cannot be used to control them.

Regards,
Aparna

Processors

Processors forum

SK-AM62: MCU MCAN0 and MCAN1 Configuration in Interrupt mode