This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ARM usage increase when I used cache

When I set MAR regerister for cache using, and set L1P size to  32K and L1D size to 32K and L2 to 256K

the result lead to ARM usage increased . Is there others parameter to set to decrease ARM usage?