This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VP-Q1: Unused Pins

Part Number: TDA4VP-Q1

Tool/software:

Could you please confirm the termination of the following TDA4VP-Q1 pins. Should they be tied to ground or floating? I was not able to find the information in the datasheet.

TDA4 Pins:

DDR3_CKP 
DDR3_CKN 

Differential clock of unused RAM domain - not defined if it should be grounded or floating

DDR3_Cax

Command Address of unused RAM domain - not defined if it should be grounded or floating

DDR3_CKEx

Clock Enable of unused RAM domain - not defined if it should be grounded or floating

DDR3_CSNx

Chip Select of unused RAM domain - not defined if it should be grounded or floating

DDR3_ResetN

Reset of unused RAM domain - not defined if it should be grounded or floating

DDR3_DMx

Data Mask of unused RAM domain - not defined if it should be grounded or floating

DDR3_DQx

Data of not used RAM domain - not defined if it should be grounded or floating

PCIE_REFCLK0_P_OUT
PCIE_REFCLK0_N_OUT
PCIE_REFCLK1_P_OUT
PCIE_REFCLK1_N_OUT
PCIE_REFCLK2_P_OUT
PCIE_REFCLK2_N_OUT
PCIE_REFCLK3_P_OUT
PCIE_REFCLK3_N_OUT

SERDES & PCIE Reference clocks Negative/Positive

SERDES2_REFCLK_P
SERDES2_REFCLK_N
SERDES4_REFCLK_P
SERDES4_REFCLK_N

Serdes Reference Clock Input/Output Negative/Positive

SERDES4_RX0_P
SERDES4_RX0_N
SERDES4_RX1_P
SERDES4_RX1_N
SERDES4_RX2_P
SERDES4_RX2_N
SERDES4_RX3_P
SERDES4_RX3_N

Serdes Input Pins

  • Section 5.4 Pin Connectivity Requirements (of data manual) should include this information.  Unused DDR pins can be left floating except for DQS/DQNP which should be terminated.  SERDES_REFCLK and PCIE_REFCLK_OUT pins can be left floating.  SERDES_RX can also be left floating if unused.