This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SharedMem question

When configuring shared memory regions on a 6472, do all of the meta entries on each core need to be the same? For example, do all the cores need to have the cache enable set the same? or can only the core which have cache turned on set the share mem region cashe enable to true, and the others to false?

Thanks

  • I do not know what "meta entries" are in terms of the C6472 and its configuration.

    Is this just an academic question of what can be done, or do you have a purpose for wanting to do this? If one core benefits from having cache turned on for a shared memory region, then it would seem that all of the cores would benefit and all of the cores would need to be aware of coherency issues.

    Each C64x+ MegaModule sets its cache controls independent of the other C64x+ MegaModules. Each of these cores can use whatever settings you want to use. You have that complete flexibility.

    Regards,
    RandyP

     

    If you need more help, please reply back. If this answers the question, please click  Verify Answer  , below.