This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM625: Inquiry on DDR Line Sequence Adjustment and U-Boot Configuration

Part Number: AM625

Tool/software:

Dear Team,

To optimize the PCB layout design, we have made adjustments to the DDR signal line sequence.

Question:
Given this change, does the DDR configuration in U-Boot need to be updated accordingly to ensure compatibility with the revised layout?

Could you please provide guidance on whether any modifications are required in the U-Boot DDR settings? Any suggestions or technical insights would be greatly appreciated.

Looking forward to your feedback.

Best regards,
Kevin