I have played around with both versions a little bit, and have read various docs and wikis.
SYS/BIOS 6 appears to be very feature rich, however when I look at the code size benchmarks it appears that the code size bloat has been on an exponential path for every subrevision. This worries me because I have a system that needs to fire HWI's on the order of 15-30khz, with a few kilobytes of "static" code that runs every HWI, and other code that will not be so static. Due to caching concerns, it seems like I should cut the L1P cache in half, and put some HWI, kernel, and the HWI-called function in the L1P SRAM. That makes me think that DSP/BIOS 5 is probably a more solid bet, based on size.
I'd like to start with the highest probability bet on which version to use. A suggestion on that would be helpful.
Also, it appears the latest version of DSP/BIOS is not compatible with BIOS 5.4x ? Is this true?
Finally I am looking for a bit of advice on how to benchmark a HWI, especially in the context of a cached system. It is easy enough turn the cache on/off, and use the clock to measure the body of an HWI implmentation, but figuring out how to see how long the BIOS code for the HWI firing code takes, and which parts of BIOS that would be best to put into the SRAM is starting to get a little beyond me. Or maybe it doesn't really matter if my HWI triggered code is on the order of a few thousand clock cycles?
Tips appriciated!
Thanks