Tool/software:
Since according to the Combined MCU and Main Domains Power Up Sequencing the 1.8V voltages start ramp at the same time (at T1), what would be the reason why in PDN-3F power Connections the VDDA_MCU 1.8V is supplied from a PMIC LDO4 and VDD_MCUIO_1 is supplied from LDO1 and not from PMIC Buck4 that is already powering the SoC VDD_IO 1.8V?
If VDDA_MCU, being analog supply, needs to be supplied from LDO4, does VDD_MCUIO have some similar (noise) requirements?
Also, regarding the PDN-3F, what would be the reasons to supply 1.8V VDDA_PHY and VDDA_PLL from their own discrete LDOs? Or could they be combined together to one LDO?