• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 435 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Problem on PWM output by timer on DM8148

Eric Chen
Intellectual 810 points

Hi,

 I'm trying to configure Timer5 as PWM control. And I follow the steps to configure registers:

1. Set address 0x48140818 as 0x00E00040    (Timer5_IO  mux1, pin W6)

2. Make sure relative clocks are enabled.

3. Set timer register TCLR (0x48046038) as 0x5802.

4. Set TCRR (0x4804603C) as 0xFFF00000.

5. Set TLDR (0x48046040) as 0xFFF80000.

6. Set TMAR (0x4804604C) as 0xFFFFFFF8.

7. set TCLR as 0x5803 to enable timer.

    There's nothing changed in the output pin W6.

    Is there anything I lost?

 

Regards,

    Eric

  • 0
    Intellectual 420 points

    I wrote some quick test code to do this a while back in u-boot.  You can find it @ https://gist.github.com/1402533 

    If you're writing code in the linux kernel, the omap_dm_timer_*() interface is much better way to use the timers.  I switched to using that interface but originally used the above code snippets for initial board checkout and it works fine with PWM on Channel 5 (above code is for ch 7)