DRA829V: Main2_1 is receiving additional data bytes in Eth payload from CPSW-9G

Abhaykumar Patel

Part Number: DRA829V

Tool/software:

Port 1 and 2 of 88q5050 we are doing Ingress Monitoring and Port 7 is Destination port.

we are observing additional bytes in payload and Type also got changed as highlited, With different scenario lenth and bytes are different.

Input:

Detail View
[-] Ethernet
| Destination: 02:C4:46:18:1E:02
| Source: 02:C4:46:18:1E:01
| Type: IPv4 0800
[-] Payload
| Length 46 bytes
| 45 00 00 2E 00 00 40 00 40 11 3A C0 00 00 00 00 00 00 00 00 00 00 00 00 00 1A FF BA 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00

Output:

Destination Address: 0x02c446181e02
Source Address: 0x02c446181e01
Type/Length: 0x8100
Payload: 0x018f91000000840c000108004500002e0000400040113ac0000000000000000000000000001affba000000000000000000000000000000000000

over 1 year ago

0 Doredla Sudheer Kumar over 1 year ago

TI__Guru* 81460 points

Hi,

We have already addressed this in below E2E.
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1454932/dra829v-ep2000-main2_1-is-receiving-corrupted-frame-from-cpsw-9g

Please check once.

Best Regards,
Sudheer

0 Abhaykumar Patel over 1 year ago in reply to Doredla Sudheer Kumar

Prodigy 60 points

Hello Sudheer,

Above changes are already present, any additional settings require ?

0 Doredla Sudheer Kumar over 1 year ago in reply to Abhaykumar Patel

TI__Guru* 81460 points

Hi,

Abhaykumar Patel said:
Above changes are already present, any additional settings require ?

Above Index 7 means MAC Port-8. I have clarified on below thread, please check for reference.
https://e2e.ti.com/support/processors-group/processors/f/processors-forum/1471756/dra829v-ep2000-main2_0-ethfw-rtos-sdk-10-1-need-to-receive-any-data-from-mac-interface-regardless-of-mac-addr-or-vlan-non-vlan

Best Regards,
Sudheer

0 Abhaykumar Patel over 1 year ago in reply to Doredla Sudheer Kumar

Prodigy 60 points

Hello Sudheer,

After correcting the Index 6 means MAC Port-7 two bytes are removed but still additional byes are present.

now Type is coming 0x9100 and additional data same as highlighted.

Note: this additional byts are coming when in external switch we make a port based vlan

1069: [0] <2025-03-17> <12:45:12.221> [Main2_1]Eth_RxIndication: len: 54, bcast: no, EtherType: 0x9100
1070: [0] <2025-03-17> <12:45:12.222> [Main2_1]Src_MAC_addr: 2:c4:46:18:1e:1,Dst_MAC_addr: 2:c4:46:18:1e:2
1071: [0] <2025-03-17> <12:45:12.223> [Main2_1]EthApp: Eth_RxIndication contents are below
1072: [0] <2025-03-17> <12:45:12.223> 0x0 0x0 0x84 0xc 0x0 0x1 0x8 0x0 0x45 0x0
1073: [0] <2025-03-17> <12:45:12.223> 0x0 0x2e 0x0 0x0 0x40 0x0 0x40 0x11 0x3a 0xc0
1074: [0] <2025-03-17> <12:45:12.224> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
1075: [0] <2025-03-17> <12:45:12.224> 0x0 0x0 0x0 0x1a 0xff 0xba 0x0 0x0 0x0 0x0
1076: [0] <2025-03-17> <12:45:12.225> 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0
1077: [0] <2025-03-17> <12:45:12.225> 0x0 0x0 0x0 0x0

0 Doredla Sudheer Kumar over 1 year ago in reply to Abhaykumar Patel

TI__Guru* 81460 points

Hi,

Abhaykumar Patel said:
Note: this additional byts are coming when in external switch we make a port based vlan

Ethertype 9100 is invalid. What do you mean by above? are you adding any static VLAN entries.

As you are mirroring data from Port-1, Port-2 to Port-7 then all VLAN entries related to Port-1, Port-2 should have Port-7 also part of that VLAN and untag egress on Port-7 and Host Port.

Also, check with the engineer who has been supported with this issue.

Best Regards,
Sudheer

Processors

Processors forum

DRA829V: Main2_1 is receiving additional data bytes in Eth payload from CPSW-9G