• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 306 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

EMIF16 Sysclkout

O'Mellin
Expert 6085 points

Bonjour,

 

Can we guarantee the timing of EMIF16 data vs. Sysclkout? even if skew between signals is not guaranteed should we expect any drift in this skew? eg. are the timing generated from the same DPLL? the idea is to resync EMIF16 data with respect to this clock (or another one...)

 

Regards

 

  • 0
    TI__Mastermind 42545 points

    I'm not sure which specific part you're asking about so I can't give you a specific answer but generally the EMIF16 and the SYSCLKOUT timing is not specified against the other.  Although they are usually derived from the same clock source the skew is not  guaranteed by design.  In some components there is a EMIF clock output which can be used for synchronous EMIF accesses but in most cases EMIF is considered an asynchronous interface.