Hi,
We verified the WDT overflow reset function and it worked that WD_OUT would pull low while overflow occurred. Unfortunately we found that the low period of WD_OUT was not changed no matter what pre-scaler value I set. I tried to set the register WDT_WCLR[5]=1 (pre-scaler enabled) and WDT_WCLR[4:2]=0 to 7, the WD_OUT pulse width was always about 600ns as the attached waveform figure shown.
In TRM 25.2.5, it described that “This pulse is one prescaled timer clock cycle wide and occurs at the same time as the timer counter overflow.” Does it mean the pulse width varies by pre-scaler value? Or it has the fixed width?
p.s. The overflow rate (OVF_Rate) changed by pre-scaler.
Regards,
Eric