J784S4XEVM: Route IRQ from to C7x to A72/R5F

Mathuran Kandeepan

Part Number: J784S4XEVM

Tool/software:

Hello,

I am working on the J784S4XEVM board and currently focusing on the CLEC driver.

I would like to know if it is possible to redirect an interrupt from the C7x(CLEC) to the A72(GIC) or R5F(VIM) cores.
If so, do you have any examples in the SDK that show the different configuration options?

Thanks!

5 months ago

0 Sivadeep P R 5 months ago

TI__Expert 6950 points

Hi,

I haven't found any examples for the same but can you please check the APIs available here.

Regards,
Sivadeep

0 AnBer 4 months ago in reply to Sivadeep P R

TI__Mastermind 30160 points

Hi Sivadeep,
-Could you please elaborate a bit more what you mean with those API?
https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-j784s4/10_01_00_04/exports/docs/pdk_j784s4_10_01_00_25/docs/userguide/j784s4/faq/resource_int_j784s4.html

-Is IPC the lowest level A72 to C7x communication we have?
https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/10_01_00_04/exports/docs/pdk_jacinto_10_01_00_25/docs/userguide/jacinto/modules/ipc.html#example-details

-Do we have anything lower level that could be used as A72 to C7x interrupt mechanism?

Thanks in advance,
Anthony

0 Sivadeep P R 4 months ago in reply to AnBer

TI__Expert 6950 points

Hi Anthony,

I think the different configuration options that you are asking are available in the attached link : https://software-dl.ti.com/jacinto7/esd/processor-sdk-rtos-jacinto7/06_02_00_21/exports/docs/pdk/docs/user_guide/html/group__CSL__CLEC.html

AnBer said:
Do we have anything lower level that could be used as A72 to C7x interrupt mechanism

I will check for this.

Regards,

Sivadeep

0 Mathuran Kandeepan 4 months ago in reply to Sivadeep P R

Prodigy 30 points

Hi,

I already checked the API you sent to me but it did not help me to configure my needs.

In the TRM, I can see that the GIC can be triggered by the CLEC:

Same for R5F_MAIN and R5F_MCU cores.

Can you help me to configure the CLEC with your API to source these IRQ.

Thanks a lot.

Mathuran

0 Betsy Varughese 4 months ago in reply to Mathuran Kandeepan

TI__Expert 4220 points

Hi Mathuran,

The assigned engineer is currently out of the office and will be returning on May 13th. Kindly expect a delay in the response.

Thank you.

0 Sivadeep P R 4 months ago in reply to Betsy Varughese

TI__Expert 6950 points

Hi Mathuran,

You can route any of the C7x IPC events to SOC events or ARM events using :

RTMAP = 0x2 (send to none = 0, send to system = 1,send to ARM =2)

EXT_EVNUM = 0-127 (SOC) or 192 or 193 (ARM)

Evt num (from)	Evt num (to)	# Events	Mapped to	Validity in J7AE	Validity in J7AM
256	287	32	C7x_0 - 32 discrete events (including IPC)[31:0]	Reserved	Reserved
288	319	32	C7x_1 - 32 discrete events (including IPC)[31:0]	Reserved	Reserved
320	351	32	C7x_2 - 32 discrete events (including IPC)[31:0]	Reserved	Reserved
352	383	32	C7x_3 - 32 discrete events (including IPC)[31:0]	Reserved	Reserved
384	415	32	C7x_4 - 32 discrete events (including IPC)[31:0]	Valid	Valid
416	447	32	C7x_5 - 32 discrete events (including IPC)[31:0]	Reserved	Valid
448	479	32	C7x_6 - 32 discrete events (including IPC)[31:0]	Reserved	Valid
480	511	32	C7x_7 - 32 discrete events (including IPC)[31:0]	Reserved	Reserved

Mathuran Kandeepan said:
Can you help me to configure the CLEC with your API to source these IRQ.

Can you please check appC7xClecInitDru API from vision_apps\platform\j784s4\rtos\c7x_1\main.c

Regards,
Sivadeep

Processors

Processors forum

J784S4XEVM: Route IRQ from to C7x to A72/R5F