• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 136 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4VH-Q1: Is it possible to use 2 8GB LPDDR4 chips for a total of 16GB memory?

Josh Batmaz
Prodigy 10 points
Part Number: TDA4VH-Q1
Other Parts Discussed in Thread: TDA4VH

Tool/software:

Hey TI,
would it be possible to use 2 LPDDR4 chips with 8Gb respectively to get a total of 16Gb?

Specifically we are looking at something like the following Kingston chip: Q6422XM3BDGVK-U
Dataseheet attached.

And if possible, would this mean any performance hits?

Thanks so much.

Josh

  • 0
    TI__Mastermind 38300 points

    Hi,

    Each DDR sub-system on TDA4x devices supports up to 8GByte of LPDDR4 memory.  TDA4VH supports up to 4x DDRSS. It is possible to use a subset of the available DDR sub-systems; however, the DDR sub-systems must be used in numerical order. In other words, you must use DDRSS0 and DDRSS1 if only using 2 out of the 4 available DDR sub-systems. 

    As an additional note, TDA4x DDR sub-systems only support LPDDR4 (1.1V VDDQ). LPDDR4x (0.6V VDDQ) is not supported. I cannot find the part you listed on Kingston's webpage, but the datasheet you provided seems to indicate that this is an LPDDR4x memory.

    Josh Batmaz said:
    And if possible, would this mean any performance hits?

    I am not sure what you mean by the question above, but I've added some comments below to consider.

    Larger LPDDR4 density requires a longer refresh cycle time (tRFC). Use of 4x DDRSS interleaved should give better performance than 2x DDRSS interleaved. Whether or not there is any real performance difference is likely application dependent. 

    Thus, you could consider using 4x DDRSS with half the density to equate to the same total memory (and in theory, should give better performance). However, this would (at least) come at the cost of more routing / complexity on the PCB. 

    Regards,
    Kevin