• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 120 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TDA4VH-Q1: SERDES REFCLK PPM

TDA4VH-Q1: SGMII without SERDES clock input

SH
Intellectual 400 points
Part Number: TDA4VH-Q1

Tool/software:

Could you confirm that "internal reference clk" mentioned here, TDA4VH-Q1: SERDES REFCLK PPM - Processors forum - Processors - TI E2E support forums,

is referring to the fact that also SGMII interface have been validated by using internal PLLs and buffers within the SoC that is clocked only by an external oscillator connected to WKUP_OSC0? Meaning, SGMII is validated without using external SERDES clock?

  • +1
    TI__Guru 62280 points

    SH, No external ref clk is used for our validation. The purpose of the internal ref clk is also to provide a low cost option for the customers to use an internally generated clk for the interfaces that is reliable and compliant to the stds while also saving board space and BOM cost.