DM8148 / VIP

Tim Sloper

Support,

Can you please address this customer question...

"One more question. I am hooking up the video ports. I am using VIN[0]A and VIN[1]A ports. The VIN[1]A port does not have separate DE and FLD pins like the VIN[0]A port (they are multiplexed onto pin AA23). Since I need the DE signal to indicate valid data, how do I also identify the field or is that not needed? Not sure how this works."

Thanks,

Tim

over 13 years ago

0 yihe over 13 years ago

TI__Guru 65610 points

Tim,

when thereis DE signal, the FID is not longer need, vice versa. that is why PIN is muxed.

Regards,

yihe

0 Steve Clynes over 13 years ago in reply to yihe

TI__Mastermind 43875 points

Yihe,

This is not quite correct. FID is still potentially needed for interlaced video capture even with DE.

When the video port is split into 2 x 8 bit then I believe that the expectation is that embedded syncs are used, hence neither FID nor DE are needed.

BR,

Steve

0 yihe over 13 years ago in reply to Steve Clynes

TI__Guru 65610 points

It FID is quired, how can VIP1 to support interleaved discrete sync capture under 16 bit mode?

Regards,

yihe

0 Steve Clynes over 13 years ago in reply to yihe

TI__Mastermind 43875 points

Normally there are 3 ways to indicate field information.

1) FID
2) V-sync half line
3) Embedded syncs

I wasn't meaning FID is needed, all I was saying is that DE alone does not negate the need for FID.

I don't know enough about the VIP to know which of the 3 methods above are supported in what combinations/use cases.

BR,

Steve

0 yihe over 13 years ago in reply to Steve Clynes

TI__Guru 65610 points

Based on HSYNC and VSYNC, VIP can also detect the field ID from design though this method has not been tested via SW.

For VIP1, either DE/HSYNC/VSYNC or FID/HSYNC/VSYNC combinations can be used to do discrete capture. If customer must use DE signal, then it can not use FID signal.

otherwise FID/HSYNC/VSYNC can be used.

Regards,

yihe

Processors

Processors forum

DM8148 / VIP