This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM69A: Inquiry Regarding Dummy Pins and Vias on AM69 EVM Board

Part Number: AM69A
Other Parts Discussed in Thread: AM69

Tool/software:

Dear TI Support Team,

I am currently reviewing the AM69 EVM board design and noticed that there are many pins under the SoC marked as "Dummy," which are also routed out with vias.

Could you please clarify the purpose of these dummy pins and vias?
Are they used for specific functions such as PCB manufacturing, testing, or mechanical stability?
Is it safe to remove these dummy pins and the associated dummy vias in our custom board design, or would that impact the performance or reliability of the system?

Thank you in advance for your support.

Best regards,
Gary

  • I think this is a 'feature' of the design tools that are used.  There are some pins on AM69 device marked as 'RESERVED' and should be left open/not connected on design.  The design tools used (Cadence) assigns these 'open' or floating pins to a common net, and names it 'dummy'.  Then the PCB designer understands this to be a 'real' net and routes it on the PCB.  Anyway - you can ignore the dummy net - it should not exist.

    Note I looked at the PROC154E3 PCB design and did not see the 'dummy' net.  Not sure which design and version you are referring.  Regardless - that is where the 'dummy' net comes from.

  • Hi Robert,

    Thank you for the clarification.
    You can check U28, pin AU30 — this is just one example. There are actually quite a few pins like this marked as "dummy" in the design.
    Thanks.
    Gary

  • Hi Robert,

    Thank you for the clarification.
    You can check U28, pin AU30 — this is just one example. There are actually quite a few pins like this marked as "dummy" in the design.
    Thanks.
    Gary