• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 117 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM62L: VTT termination is optional on the ADDR_CTRL net class

JUNZHI LIN
Prodigy 120 points
Part Number: AM62L

Tool/software:

Hello, I have some questions regarding the design of DDR4 that I would like to consult with you.

The document states that when using a single DDR4 chip, VTT termination is optional. So, could you please explain what the differences are between having VTT and not having it, and whether this has any impact on the performance of DDR? Would there be any potential problems if the VTT connector is not designed?

  • 0
    TI__Expert 5485 points

    Greetings,

    VTT termination is mainly for signal integrity, it does not affect functional performance of DDR in regards to bandwidth or latency. If you're meaningfully concerned about signal integrity for your board, you should follow the document you referenced (DDR layout guidelines for AM62L https://www.ti.com/lit/pdf/sprad06) and consider performing board level simulations to verify signal integrity. You can also reach out to the memory vendor of your DRAM to seek additional recommendations as well.

    Sincerely,

    Lucas