Per http://processors.wiki.ti.com/index.php/SYS/BIOS_for_the_28x#Handling_28x_Interrupts_with_SYS.2FBIOS we are trying to improve the response time of our ADC HWI on the TMS32028335. The HWI is mapped to PIE group 1 interrrupt 1 and according to the link the appropriate mask to make the HWI a zero latency interrupt is 0x01.
However, when compiling I get the error "Hwi 32 conflicts with IER Mask 0x1". Can anyone direct me to further documentation (other than the link above) that describes the hardware specific features of BIOS for my processor or otherwise give an explanation on why my HWI cannot be configured as "zero latency"?