This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4AEN-Q1: USB3 on USB0_* lines

Part Number: TDA4AEN-Q1

Tool/software:

We are using a TDA4AEN8K5AAMWRQ1 and want to enable a USB3 SuperSpeed connection. In the trm (SPRUJB3B.pdf) the following is depicted:
This is exactly the current setup we use in our design. Now we see the dwc3 driver complains no superspeed support and in TI forums like here we see statements like:
USB0 only support USB2.0
USB1 + serdes0 is used to support USB3.0
Now we wonder if we need to change our design to fully support USB3 and make usage of the USB1_* pins instead.
If our and the depicted setup is correct and should work: How does the required dts setup for the &usbss0 and &usb0 nodes need to look like?
Thank you and
-Best regards, Götz-
  • Hi Gotz,

    Yes, you are correct. The TDA4AEN supports 2 instances of USB where USB0 supports USB2.0 only and USB1 supports both USB2.0 and USB3.0 through SERDES pins.

    The TRM has been identified for correction. The block diagram shown there represented a generic USB3 subsystem marked as USB3SS0; however in the TDA4AEN, the USB3SS has been instantiated as USB1. I know this can be confusing but we have marked this for updatation.