• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 98 subscribers
  • Views 111 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6548: PORz slew rate

Daniel Waleniak
Expert 5745 points
Part Number: AM6548
Other Parts Discussed in Thread: AM6442

Tool/software:

Dear Team,

I have a question about the PORz of the AM6548. In the datasheet following conditions are mentioned:

Are these conditions also applicable for the PORz? Or are there other conditions for the PORz?

I ask this question because I have some doubts, since I compared with the datasheet of AM6442:

For the AM6442, the minimal slew rate is substantially smaller and there is no maximal slew rate.

Thank you,

Daniel Waleniak

  • 0
    TI__Mastermind 18270 points

    Hi Daniel,

    AM64 is newer design and there might be differences of that kind. I will check with the documentation team.

    Regards,

    Stan

  • 0 in reply to Stanislav Stilyanov
    TI__Mastermind 18270 points

    Hi Daniel,

    Both datasheets are correct. AM6442 I/O buffers are newer design therefore with different timing requirements.

    Please see the response from :

    The maximum slew rate defined in the AM65x datasheet represents the maximum slew rate our design team used when validating device timing.  This limit should not be an issue for most systems since it is very difficult to find any device that can source a signal that exceeds this rate.

    The minimum slew rate is defined to constrain the amount of time a input signal spends in the mid-supply region as it transitions from low to high or high to low.  It is very important to minimize the time a input signal spends in the mid-supply region to minimize the potential for having long-term reliability issues.  The input buffers implemented in AM65x are much more susceptible to the concern than the input buffers implemented in AM64x.  Therefore, AM65x has a much larger minimum rate than the AM64x minimum rate.

    Regards,

    Stan