This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM620-Q1: What's the LPDDR CLOCK (DDRSS CLOCK) state when DDR in Self Refresh mode

Part Number: AM620-Q1

Tool/software:

Hi, TI Expert

This thread just an double check.

When AM62 in MCU LPM, LPDDR4 should be in self refresh mode.

I think CKE is in low, and DDR CLOCK do not output, Is it correct?

Thank You.

Gibbs