This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello,
I want to establish a communication via PCIe between the C6678 EVM board and an FPGA board having a PCIe upstream edge (male connection) ..
What is the easiest way to link the AMC of the C6678 board and the PCIe connector of the FPGA ? do you recommand a specific adapter ?
I found that TI adapter : http://www.ti.com/tool/tmdxevmpci that seems to adapt AMC to PCIe with an upstream edge, which doesn't help for a possible connection between the two boards ..
Any suggestions ?
Thanks
I've found a passive pcie backplane here : http://www.trentontechnology.com/products/backplanes/picmg-13-backplanes/pci-express-backplane-bpx6806
Does that kind of backplanes require any configuration ? is it transparent when connecting the boards ? does it include any latency ?
Thanks
I need to do the same thing and this was the exact solution I arrived at. I have ordered boards... did you get this to work? Which backplane model did you use and which connectors did you plug your boards into?
Hi people,
I also have your problem (I need to connect a C6678 EVM to a FPGA by PCIe). Instead of the backplane suggested by Mnr Bht, I am trying to use a SPE-4S-R10 backplane, with no success until now.
Have you had any success with your backplane?
Regards
Hi Alejandro,
We found that a passive PCI backplane will not work as the TX/RX/CLK signals on the "motherboard" slot in the PCIe passive backplane is not wired compatible with TI and FPGA cards.
Ultimetely we layed out and manufactured a custom backplane with TX->RX, RX->TX and a clock driver (just in case). We were able to get C6678 and FPGA communicating succesfully with the custom backplane. I am not sure what the "rules" are with the "TI E2E Community", but let me know if you need a custom backplane.
Another gotcha is to make sure you handle the PCIe Reset signal in the FPGA. We tied the Reset in hardware on the backplane. I have also had success tieing it in my VHDL code.
Regards,
Joel.