• State
  • Locked Locked
  • Replies 3 replies
  • Subscribers 98 subscribers
  • Views 83 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM62P: About LPDDR4 layout using AM62P

tsubasa.hatada
Prodigy 110 points
Part Number: AM62P


Tool/software:

Hi team,

I am currently designing the PCB layout using the AM62P.

This PCB has an LPDDR4 device installed.

Therefore, I have two questions regarding the LPDDR4 layout:

1. According to the "AM62Ax, AM62Px, AM62Dx LPDDR4 Board Design and Layout Guidelines",
I understand that the recommended routing specifications for the LPDDR4 interface are listed in Table 2-6 and Table 2-7.
For what operating clock frequency are these routing specifications defined?

2. When using an LPDDR4 device operating at 1600 MHz, what are the corresponding values in Table 2-6 and Table 2-7?

Thank you for your support.

  • 0
    TI__Guru* 88170 points

    The guidelines in the app note will apply to all supported LPDDR4 frequencies for AM62P.  You can use these guidelines for your device operating with 1600MHz memory clock speed.  By following these guidelines, the DDR controller/PHY can successfully perform initialization and training on the LPDDR4 interface  

    Regards,

    James

  • 0 in reply to JJD
    Prodigy 110 points

    Hi, JJD-san.

    Thank you for your reply.
    I have reviewed the guideline.

    By the way, to what extent can the routing specifications be relaxed when operating the LPDDR4 device at 1600MHz?

    Because the PCB geometry we’re currently designing is quite complex,
    we may need to deviate slightly from the specifications outlined in the guideline.

    Thank you for your support.

  • 0 in reply to tsubasa.hatada
    TI__Guru* 88170 points

    The guidelines should be followed for a successful design.  If you need to deviate from the guidelines, ensure you perform proper power aware board simulations to ensure a robust design.

    Regards,

    James