This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

SK-AM68: SK-AM68

Part Number: SK-AM68
Other Parts Discussed in Thread: AM68,

Tool/software:

We are developing a controller board based on AM68 and the documentation provide by TI. Since the development board has limited booster pack and we require more no. of can buses to be extended to the base board. We have made our schematics based on the schematics provided by TI for the development board, however we are facing issues with booting of the card. The specific issues have been brought out below.

We intend to use the core CPU board fitted on the connector in the development board as it is with appropriate berg connector connections extended to the base board. The base board has been developed by us with the required interfaces making use of development board circuit schematics. 

We have been trying to seek information on the methodology for programming the CPLD, P/n: LC4032 fitted on location U36. We could not get much information from the technical forums for programming this device other than a link that was provided, and we are unable to progress with any activity using that link. 

Can we have answers for the following:-

  1. It seems that a programmed CPLD is required for the AM68 to boot with a bootable SD card. Is this true? Is it really required?
  2. Would it be possible for TI to supply the CPLD preprogrammed ?
  3. There is also a flash which is fitted on the Core CPU board, which is BGA device. Is the program flash required for the booting of the card as removal of the flash will render the device useless.

 

Would appreciate if you could give us a call or let us know your number to discuss this issue.

  • 1.  A CPLD is not required for booting.  The SK-AM68 design uses the CPLD to handle some of the reset distribution and BOOTMODE latching logic. Both must be handled correct, but don't require CPLD to do this task.

    2.  No - we do not have mechanism to provide a programmed CPLD.  However - the design package should include the CPLD programming logic (source file).

    3. The processor can boot from many different sources, certainly serial flash is one of the possible sources.  The processor boot source is defined by how the BOOTMODE pins are set on the device during reset.