• State TI Thinks Resolved
  • Locked Locked
  • Replies 6 replies
  • Answers 2 answers
  • Subscribers 98 subscribers
  • Views 428 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM6442: Power OK (POK) Modules during the power-up sequence

Thomas Mongellaz
Prodigy 150 points

Part Number: AM6442

 

Hi expert,

I have several questions to clarify how the POK and POR modules work.

 

 In TRM :

 

what I understood from the TRM :

 

Does the description “POK enables come from hardware tie-offs” mean that the value taken into account is the value defined by eFUSE (trim) ?

 

By default, are all POK modules disabled in AM64 (even those in the MCU_POR0 module) ?

 

During MPU power-up, is no power supply monitored by default ?

 

Best Regards,

Thomas

  • 0
    TI__Genius 10970 points

    Thomas, 

    The trim is different than the HW tie-offs. The trim process is done a per device level to ensure accuracy of the voltage being measured. The HW tie-offs are done at a design level which basically sets a default value for the POK enable input. 

    I need to confirm the default state of operation for each module in HW with our design team and will follow up.

    Thanks

    Chris 

  • 0 in reply to Christopher Roberts
    Prodigy 150 points

    Hello Christopher,

    thank you for your reply

    If I understand correctly :

    - The TRIM is performed by TI during the component manufacturing process in order to calibrate the POKs  ?

    - HW tie-offs are the base configuration of the silicon, and in some cases, they can be modified by eFUSE?

    I’m waiting for your feedback regarding the default state of the POK modules.

    Best Regards,

    Thomas

  • 0 in reply to Thomas Mongellaz
    TI__Genius 10970 points

    Thomas, 

    Thomas Mongellaz said:
    - The TRIM is performed by TI during the component manufacturing process in order to calibrate the POKs  ?

    This is correct, these values are set on the device via efuse.

    Thomas Mongellaz said:
    - HW tie-offs are the base configuration of the silicon, and in some cases, they can be modified by eFUSE?

    This is set as part of silicon design to a fixed value. It is not modifiable via efuse. 

    I am still awaiting feedback on default states of POKs and if there is any monitoring during power up. 

    Thanks,

    Chris 

  • 0 in reply to Christopher Roberts
    TI__Genius 10970 points

    Thomas, 

    I did receive confirmation that the default state of the POK will be disabled and there is no supply monitoring during power up. 

    The POKs have to be enabled and the interrupt/ESM event configured to trigger HW action. 

    Thanks,

    Chris 

  • 0 in reply to Christopher Roberts
    Prodigy 150 points

    Hello Christopher,

     

    So by default, in the hardware tie-offs configuration, ALL POK detection is disabled. Thank you for this information.

     

    I just have one last question regarding the registers CTRLMMR_MCU_PRG_PP_0_CTRL and CTRLMMR_MCU_PRG_PP_1_CTRL

    In the TRM, it is mentioned (if pok_en_sel = 1) for the CTRLMMR_MCU_PRG_PP_1_CTRL register, but this information is not provided for CTRLMMR_MCU_PRG_PP_0_CTRL.

     

    CTRLMMR_MCU_PRG_PP_1_CTRL :

     

    CTRLMMR_MCU_PRG_PP_0_CTRL :

     

    Following your response, I assume it’s the same for the CTRLMMR_MCU_PRG_PP_0_CTRL register.

    bits [0:4] only considered when POK_EN_SEL = 1h for the CTRLMMR_MCU_PRG_PP_0_CTRL register ?

     

    thomas

  • 0 in reply to Thomas Mongellaz
    TI__Genius 10970 points

    Thomas, 

    You are correct it is the same for CTRLMMR_MCU_PRG_PP_0_CTRL.

    POK_EN_SEL needs to be set to '1' for the POK_*_EN to take effect. 

    Thanks,

    Chris