This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TDA4AP-Q1: DDR Memory performance differences

Part Number: TDA4AP-Q1
Other Parts Discussed in Thread: TDA4VH

Posted on customer behalf: 

We use the J784S4 - TDA4VH SoC on two different hardware variants with a similar design and hardware components.
Both variants are based on the same Linux image.

During our performance measurements on the R5F cores , we found that one board variant is about 30% faster than the other – despite the identical software basis.
The test on the R5F cores measures the efficiency of read and write operations on the corveout’s (memory region =) located on the LPDDR4.


test_heap_memory_region: heap-memory@b7000000 {
compatible = "shared dma pool";
reg = <0x00 0xb7000000 0x00 0x30000000>;
no-map;
};

test_stack_memory_region: stack-memory@e7000000 {
compatible = "shared dma pool";
reg = <0x00 0xe7000000 0x00 0x180000>;
no-map;
};

 

-Does the "Diamond" representing the minimum requirements need to be centered around the purple field and or fit completely into the green area?
-In addition, we would be grateful for a brief explanation of the importance of the purple area in the diagram. 

Thank you for you rsupport! 

Marinus

  • Hi,

    -In addition, we would be grateful for a brief explanation of the importance of the purple area in the diagram. 

    It is the approximate location of the "trained" delay and VREF settings. 

    -Does the "Diamond" representing the minimum requirements need to be centered around the purple field and or fit completely into the green area?

    This tool is intended to serve as a debug tool and is not intended to serve as a "pass / fail" indicator. We do not specify minimum requirements for this tool.

    Regards,
    Kevin