TDA4VM: CPSW 2G data reception issue

Balaji S

Part Number: TDA4VM

Hi Support Team,

I am working with the TDA4VM EVM and the enet_lwip_freertos example, running on the MCU2_1 R5F core. When transmitting UDP packets from a PC, the board receives and processes the packets correctly. However, when transmitting UDP packets from an FPGA board, the TDA4VM drops the packets.

By inspecting the CPSW2G ALE registers, I observed that the “ALE Multicast Port Mask” indicates that every FPGA packet is being dropped at the ALE stage. In other words, the packets are seen at the PHY, but they do not reach the R5F RX path due to ALE multicast/port mask configuration.

Could you please advise on the correct ALE / CPSW2G configuration (e.g., default RX flow vs. destination MAC-based flow, multicast/broadcast port masks) required to ensure that UDP packets from the FPGA are forwarded to the MCU2_1 host port in this enet_lwip_freertos setup?

Thanks

Balaji.

3 months ago

0 Doredla Sudheer Kumar 3 months ago

TI__Guru 74400 points

Hi,

When you run the iperf client from a PC, an ARP request will be sent from the PC to CSW, so that the switch will learn the PC's MAC address.

Can you please confirm if the same approach is followed with the FPGA?

If the FPGA can't send an ARP request, you need to statically add the FPGA MAC address to CPSW ALE using the ENET_IOCTL call.
Refer to the below FAQ for invoking ENET_IOCTL for adding a MAC address.
[FAQ] TDA4VM: How to Configure CPSW 5G/9G ALE

Best Regards,
Sudheer

0 Balaji S 3 months ago in reply to Doredla Sudheer Kumar

Prodigy 80 points

Hi Doredla,

Here in my code i UDP_RAW_API i dont use iperf.

I have statically added the ARP using the function etharp_add_static_entry and when the PC transmits the data im able to receive the isr but when the fpga transmits there is no isr fiire.

Thanks

Balaji

+1 Doredla Sudheer Kumar 3 months ago in reply to Balaji S

TI__Guru 74400 points

Hi,

As you mentioned above, you are observing the port mask drop for fpga transferred data.

It would be due to MAC address of fpga not registered with ALE.

[FAQ] TDA4VM: How to print the ALE table for CPSW in TDA4/DRA8 devices

Could you please dump ALE table and check whether fpga MAC address into ALE Or not.

If MAC address of fpga not listed with ALE, you need to add manually by referring to the FAQ shared above.

Best Regards,

Sudheer

Processors

Processors forum

TDA4VM: CPSW 2G data reception issue