Other Parts Discussed in Thread: SYSCONFIG
Hello,
I am currently working on a setup involving the AM64x platform and the PRU-ICSSG module, where I intend to run two separate firmware images concurrently on two different slices within the same PRU-ICSSG instance (e.g., PRU0 and PRU1). One of the slice will run a standard Ethernet firmware and other slice will run a custom firmware dedicated to use GPI/O pins and application-specific logic.
My primary concern is regarding shared memory access and potential conflicts, specifically involving the standard Ethernet firmware.
Does the standard Industrial Ethernet PRU firmware (e.g., the one provided in the SDK) utilize any portion of the Shared RAM (PRU-ICSS Shared Memory) for its operation, or does it solely use its own dedicated Data RAM?
If it does use Shared RAM, which specific address ranges/offsets within the Shared RAM are typically reserved or actively used by the standard Ethernet firmware?
If I define a custom memory region for the PRU-ICSSG using the SysConfig tool, specifically MSRAM region, how can the custom firmware safely and effectively utilize this allocated MSRAM?
When accessing the defined MSRAM region from either PRU, what is the expected typical latency?
Any guidance on best practices for memory partitioning when running a standard communication stack alongside custom logic on the same PRU-ICSSG would be greatly appreciated.
Thank you in advance for your assistance.