• State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 98 subscribers
  • Views 136 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA829J: Clarification on NAVSS interconnects

Dmitry Tuykov
Expert 1271 points

Part Number: DRA829J
Other Parts Discussed in Thread: DRA829

Hi TI Team,

DRA829 TRM chapter 10 contans the following (MCU) NAVSS Interconnets overviews:

image.png

image.png

My issue is that I cannot find any good clarification for the marked request paths. What are the MEM0/1 and UMEM in this context?

Thanks,
Dmitry