TDA2P-ACD: RGMII Output Setup & Hold Time Clarification

Manikandan Murugan

Part Number: TDA2P-ACD

Hello,

In the datasheet, Table-110 mentioned 1.05 ns for output setup & hold time for RGMII0 (1000 Mbps). If i consider this value means, 2.1 ns is for output setup & hold time. In my PHY configuration have 1 ns for setup time, 1 ns for hold time. The 1000 base RGMII have 4 ns have pulse duration. In this case, the setup & hold time cant able to meet.

Please confirm the specific output setup & hold time is correct or not.

Thanks,

Manikandan M

9 months ago

0 Doredla Sudheer Kumar 9 months ago

TI__Guru* 81840 points

Hi,

The expert assigned to your query is currently on vacation. Please expect a response by early next week.

Best Regards,
Sudheer

0 Manikandan Murugan 9 months ago in reply to Doredla Sudheer Kumar

Prodigy 220 points

Hello Sudheer,

Any update on this.

Thanks

Manikandan M

0 Manikandan Murugan 9 months ago

Prodigy 220 points

Hello,

I didnt receive any update on this.

Thanks,

Manikandan M

+1 Doredla Sudheer Kumar 9 months ago in reply to Manikandan Murugan

TI__Guru* 81840 points

Hi,

Sorry for delay in response.

As per RGMII standard a minimum of 1.2nsec is required.

CPSW MAC is designed with a 2nsec internal delay and no adjustment was possible as it is from the H/W IP.

We can inform you that the CPSW meets the standard specification.

You can disable Tx delay from PHY and enable only Rx delay from PHY as Tx side MAC adds 2nsec delay.

Best Regards,
Sudheer

Processors

Processors forum

TDA2P-ACD: RGMII Output Setup & Hold Time Clarification