This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

J784S4XEVM: Board reset after about 30 Mins

Part Number: J784S4XEVM

Dear Support-Team,

I am running into the same issue as described in the linked issue.
Since the thread somehow just ended, I wanted to ask if there has been some kind of resolution to the encountered issue.

I tried to read the CTRL_MMR_CFG0_RESET_SRC_STAT register, but run into problems because after the reset u-boot can no longer read the partition table on MMC 1:0:

U-Boot SPL 2025.01-00551-g743712b9ee4b (Jul 31 2025 - 11:32:44 +0000)
SYSFW ABI: 4.0 (firmware rev 0x000b '11.1.8--v11.01.08 (Fancy Rat)')
Initialized 4 DRAM controllers
SPL initial stack usage: 13456 bytes
Trying to boot from MMC2
Error reading cluster
spl_load_image_fat: error reading image tispl.bin, err - -5
** Can't read partition table on 1:0 **
spl: no partition table found
SPL: failed to boot from all boot devices
### ERROR ### Please RESET the board ###

This issue disappears after a cold reset until the next time the target resets after some time.

I'll try to get the content of CTRL_MMR_CFG0_RESET_SRC_STAT, but maybe you alread have some insight on this issue.

Thanks and kind regards,
Marco

  • Hi again,

    in the mean time I was able to read the CTRL_MMR_CFG0_RESET_SRC_STAT register:

    root@j784s4-evm:~# devmem2 0x43000050
    /dev/mem opened.
    Memory mapped at address 0xffff9b142000.
    Read at address  0x43000050 (0xffff9b142050): 0x00000800

    So this means the RESET_SRC_STAT_PORZ_PIN is set.
    This is the same as if I would have started the board from cold start.

    Not sure if this helps.

    Any ideas on how to proceed from here would be very appreciated.

    Thanks and kind regards,
    Marco

  • Marco,

    Can you check if SOC temperature is high?

    cat /sys/class/thermal/thermal_zone*/temp

    Also does it reset exactly at the same time each boot? That can potentially mean a watchdog timeout as well.

    - Keerthy

  • Hi!

    One more update:

    I could now verify that the reset always happens about 13 minutes (30 Mins was a very rough estimation) after the last one.
    This means that also after a reset happens that leads to booting the OS a second time, it again takes 13 minutes for the next reset to happen.

    The reset happens also if I interrupt the U-Boot autoboot and wait 13 minutes.
    An issue with the power supply can be pretty much excluded, since the reset is very much timed with power-on and reset.

    Kind regards,
    Marco

  • Hello Keerthy,

    Sorry. I replied before I seen you answer.
    I'll check the temperature.

    I also thought of a watchdog, but 13 minutes looked quite high to me and the reset also happens on the u-boot prompt.

    Nevertheless, I can check if any watchdog functionality is activated.
    Can you give me some pointers on how to do that?

    Thanks and kind regards,
    Marco

  • Hi Keerthy,

    root@j784s4-evm:~# cat /sys/class/thermal/thermal_zone*/temp
    38983
    39916
    39216
    40613
    39683
    40613
    42232

    The values pretty much remain on values around 40000 for the whole run time.

    Kind regards,
    Marco

  • Hi Marco,

    Thanks that is not due to thermal reset as per the data above.

    EVM user guide: https://www.ti.com/lit/ug/spruj62/spruj62.pdf

    Page 8.

    Just check Switch 16.4 and make sure that is set correctly.

    - Keerthy

  • Hi Keerthy,

    I was not able to get my hands on the hardware for the rest of the week.
    I'll let you know if it worked on Monday.

    Have a good weekend,
    Marco

  • Hi Keerthy,

    this was exactly the problem.
    Thanks for your help!

    Kind regards,
    Marco