Part Number: TMDS64EVM
Other Parts Discussed in Thread: SYSCONFIG
Hi,
I am working with AM64x EVM using MCU+ SDK. My application runs on R5FSS0_0 core.
While debugging UART configuration, I observed two things and would like clarification.
-
UART0 Domain Mapping
In generated ti_drivers_config.c:
#define CSL_UART0_BASE (0x2800000UL)
This corresponds to address 0x02800000.
In CCS register view I see both UARTx and MCU_UARTx instances.
Since the TRM mentions A53 and R5F cores are in the Main domain, I want to confirm:
• When building for R5FSS0_0, does CSL_UART0_BASE (0x02800000) map to UART0?
• Or is it MCU_UART0?
• How does SysConfig resolve "UART0" to a specific domain instance?
-
EFR Register – AUTO_CTS_EN / AUTO_RTS_EN
In SysConfig, Hardware Flow Control is disabled.
However, in register view:
• UART0 and UART1 show:
AUTO_CTS_EN = 1
AUTO_RTS_EN = 1
• UART2–UART6 and MCU_UARTx instances show these bits as 0.
Even after:
- Changing UART instance in SysConfig
- Rebuilding
- Reloading the application
UART0 and UART1 still show AUTO_CTS_EN and AUTO_RTS_EN as 1.
I would like clarification on the following:
• Are these bits being set by Boot ROM or SBL before my application runs?
• Does the MCU+ SDK UART driver explicitly clear these bits when hardware flow control is disabled?
• If I require AUTO_CTS_EN and AUTO_RTS_EN to remain 0, what is the recommended approach?
Regards,
Sumi
