Part Number: AM4372
Hi team
Regarding TRM Section 14.4.3 VPFE Limitations, it appears that the maximum pixel clock is 75 MHz.
Are there any specific limitations on the input image size (number of pixels / resolution), or is the constraint mainly defined by the pixel clock?
Best regards,
Goto