• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 135 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRA829J-Q1: DRA829 required clocks

Danyon Chu
Prodigy 100 points

Part Number: DRA829J-Q1
Other Parts Discussed in Thread: DRA829

In the DRA829 datasheet, the combined power up sequencing (Figure 6-3) shows the following clocks as:

WKUP_OSC0_XI, WKUP_OSC1_XO
WKUP_LFOSC0_XI, WKUP_LFOSC0_XO (optional)
OSC1_XI, OSC1_XO (optional)

However, the combined power down sequencing (Figure 6-4) shows the following clocks as:

WKUP_OSC0_XI, WKUP_OSC1_XO  (optional)
WKUP_LFOSC0_XI, WKUP_LFOSC0_XO (optional)
OSC1_XI, OSC1_XO

 

I am trying to figure out which clocks are actually required to operate this part in a combined mode and which are optional.

  • +1
    TI__Mastermind 22360 points

    Combined mode is simply the idea that MCU and MAIN power rails can be shared when they have the same voltages.

    WKUP_OSC0(XI/XO) are required. It is NOT required to have the low frequency (32KHz) oscillator or the 2nd high frequency oscillator.

    Kevin