• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 97 subscribers
  • Views 102 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

AM625: Interfacing of A53-core to M4F core in AM6252

AM625: Input Output access in Microcontroller M4F in AM6252

Eswararao Nadupuru
Prodigy 140 points

Part Number: AM625

Dear TI Team,

I am currently working on a project that involves accessing GPIOs using the M4F core on the AM6252 platform. I would like to understand how many GPIOs are available for access and control from the M4F core.

It would be helpful if you could also provide any relevant details regarding GPIO mapping, limitations, or configuration considerations specific to the M4F core.

Looking forward to your guidance.

Regards,
N. Eswara Rao

  • +1
    TI__Guru 64338 points

    Hi,

    Eswararao Nadupuru said:
    I am currently working on a project that involves accessing GPIOs using the M4F core on the AM6252 platform. I would like to understand how many GPIOs are available for access and control from the M4F core.

    The M4F core can access all the available GPIO in MAIN and MCU domain. Not all the pins are available in MCU/MAIN domain.

    Please refer to section 4.9.1.1 GPIO Unsupported Features of device TRM to see what all pins are available and not available.

    Eswararao Nadupuru said:
    It would be helpful if you could also provide any relevant details regarding GPIO mapping, limitations, or configuration considerations specific to the M4F core.

    Please refer device TRM for all details. Also refer https://www.ti.com/lit/ab/spradk0/spradk0.pdf. 

    Also refer section 10.1.5 GPIO Interrupt Handling of TRM for GPIO interrupt routing.

    Regards,

    Tushar