• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 99 subscribers
  • Views 85 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TMS320DM8148: HDVICP2/TMS320DM8148:

TMS320DM8148: TMS320DM8148 - RSTOUT_WD_OUT Reset pulse width adjustment

Chee Teck Tam
Prodigy 40 points

Part Number: TMS320DM8148

Hi, 

We are currently working to increase the reset pulse width output from the TMS320DM8148 - RSTOUT_WD_OUT pin to meet our goal of >1us.
 
Currently, BTMODE[11] is tied to ground, and we have attempted to modify the PRM_RSTTIME register with various values. However, the output remains constant at 800 ns.
 
Could anyone provide guidance on how to successfully adjust the reset pulse width from this pin?

 

  • +1
    TI__Mastermind 26075 points

    Hello,

    How are you generating the reset when measuring the RSTOUT_WD_OUT?  Are you using the actual watchdog or just trigging a SW based reset and measuring the pulse?  The latter likely only gives the 800nS pulse on that pin.

    The TRM would imply the PRM_RSTTIME will impact the RESETOUT pin which might be hooked to a PMIC this is not the same as the RSTOUT_WD_OUT pin.  The usage of the RESETOUT+RSTTIME in similar chips is to give (stretch) the PMIC's reset sequences time to complete.  The actual watchdog section of the TRM states that the WD_OUT pin should pulse should be 1 pre-scaled clock wide at it will occur at the time of the roll over. So, the TRM sequence would be, the WDT functional clock ticks out 1 reset pulse to the pin as it clocks a pulse to the PRCM to start the reset sequence.   It would seem to get a slower RSTOUT_WD_OUT a slow source clock for the WDT should be chosen along with a high prescale.

    Regards,
    Richard W.