• State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 98 subscribers
  • Views 454 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

issues using c6747 mcASP in burst mode

sudheer thota
Intellectual 355 points

Hi All,

I currently facing issue with following code to communicate over Mcasp in burst mode.

Request your help.

Receiving DSP not able to receive all data bytes transmitted from sender DSP. (not sure weather the issues are with transmitting or receiving).

Some times it receive garbage. (Repeated valid data bytes with missing databytes).

DSPs are connected through fpga over Mcasp1. Fpga strips the upper 16bits and sends only the lower 16bits to other dsp.

Please let me know if you see issues with the attached code.

7840.mcasp.zip

Thanks in advance

Sudheer

  • 0
    TI__Guru* 84110 points

    Sudheer,

    For me, it is not practical to read through your code to predict what might be wrong somewhere. Someone better may take on that task, but it is difficult without knowing what to look for.

    You may want to explain more about what your FPGA is doing and what your observations of the errors are.

    When the FPGA strips bits, what exactly does that mean to the output signal to the the second DSP?

    You seem to be receiving some good data, so the basic configuration appears to be correct. My recommendation for debug is to setup a DSP test that uses polling to write data out from the first DSP and a DSP test that uses polling to read data into the second DSP. Then send one word at a time and observe the results in the second DSP. Try different data patterns to figure out what is being received and what is not being received.

    Then put the first DSP into a loop writing some observable data pattern. Observe the pins on the input to the FPGA to see if they appear to be correct and then observe the pins on the output from the FPGA to see if they appear to be correct.

    From all of this, you will get closer to the location of the code or implementation error. And from that you will be closer to the error in the code or implementation.

    Regards,
    RandyP

  • 0 in reply to RandyP
    Intellectual 355 points

    Hi Randy,

    Thanks for your suggestions.

    Here is current state.

    Inter DSP communication using McASP1 port in burst mode is working stand alone. Same for GPIO interrupt synchronization. But, they are not work when integrated.

    In MCASP1 ISR i'm Releasing semaphore for notifying inter-DSP communication task . GPIO interrupt is received at 5.3ms in which i'm posting a mailbox to Audio process task.

    IF i comment Mailbox post in GPIO ISR, observed inter-DSP communications working.  Request your help in resolving this race-around condition.

    Thanks,

    Sudheer.