• State
  • Locked Locked
  • Replies 0 replies
  • Subscribers 97 subscribers
  • Views 160 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CS line goes high for 40ns after each byte is transferred

will Resnick
Expert 2155 points
Other Parts Discussed in Thread: OMAPL138

Hi,

 I am using SPI1 CS2 on my OMAPL138.  I am transferring 64000 bytes of data out the SPI DMA TX buffer and receiving 64000 bytes of data on the SPI DMA Recv buffer.  What I am seeing is a small glitch in the CS1 line after every 8 Tx clocks on the SPI1.  The glitch is 40ns wide and is affecting communication with the CPLD.  Do I have something configured incorrectly with my spi?

Will