Hello,
I'm looking for a complete memory guilde of the "Shannon".
For example:
1. In what address a core "sees" the shared L2 ?
2. If L1 (or part of it) is configured as memory, in what address will it be ?
3. Same for local L2
4. How can a core see 8GB of external RAM.
Thanks,
Zvika.