This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

problems about DDR3 managements with TI6614 SoC

Other Parts Discussed in Thread: CODECOMPOSER

Hi,

we developed a card on which a TI6614 SoC device is connected to 4 Micron DDR3 memories "MT41J256M16RE-15E-256Mx16" in order to have a 64 bit bus. 

We both try to run DDR3 at 1333 Mhz  and 800MHz data rate but with no success. 

From package point of view our TI6614 SoC are "TMX... 1.1" but TI guarantee that this device is a TMS 1.1 version. 

 In detail: we see that the write access to DDR3 seems to be OK and clean from TI6614: monitoring the data bits and DQSx lanes we see taht they are OK.  But the reading from DDR3  seems to be not OK: monitoring the DQSx lanes (from DDR3) we saw that from wave shape point of view they are not OK having a bigger voltage dynamic as exepcted and a waveform width that is  less than exepcted for each DQs assertion from DDR3.  

We are playng with TI6614 DDR3 config. register  in order to find a good DQx waveform situation but we didn't reach any good result.  In parallel we would like also to be sure that both TI6614 and the Micron DDR3 are OK.  About TI6614, we would like to be sure that any Micron DDR3 memory can be used with this  SoC.  Do you confirm ? Thanks.  Or  are there some not supported Micron DDR3 device expecially working with the actual TI6614 samples (our sample version is 1.1). 

On the TI6614 silicon errata we didn't find any particular DDR3 model/vendor restriction but looking at the TI6614 EVM we saw that on this EVM  Samsung  DDR3 devices are used so we'd like to be sure that also Micron is supported.

 In detail, having here in our LAB also this TI6614 EVM we directly try also to use the EVM CodeComposer GEL file on our card but with  no good results on DDR3 access (DQs from memory on read burst cycle not OK as described before)  but our exepctation was that apart little problems on the DDR3 access (due to different layout length between TI EVM and our card and different DDR3 devices from Micron and Samsung) the DDR3 access with EVM GEL should mainly quite work instead of having totally negative results.  Please consider that our used Micron DDR3 are 4Gbit  each and we are using TI6614 SoC DSP device. Any suggestion is welcomed.  If you need some others information from our side, pelase ask.

Thanks in advance

 

  • TCI66xx devices are not supported on the E2E forum.  They are supported directly through your local Field Applications Engineers (FAE.)  If you're not sure who your local FAE is, please contact your local sales member and they'll be happy to direct you to the correct person.

    Best Regards,

    Chad